


FIG. 1  
(TABLE 1)

<i>Timing Type</i>	<i>Cell Delay [ps]</i>			
	<i>Cell Rise</i>	<i>Cell Fall</i>	<i>Transition Rise</i>	<i>Transition Fall</i>
<i>Pre-layout</i>	91 (-15.0%)	92 (-13.2.%)	46 (-13.2%)	45 (-11.8%)
<i>Post-layout</i>	107 (0.0%)	106 (0.0%)	53 (0.0%)	51 (0.0%)

15



22

FIG. 2

24




Fig. 3





FIG. 4

503


M1 n1 a vdd vdd p W=2.0u L=0.13u  
:  
:  
:  
M1 n1 a vdd vdd p W=2.0u L=0.13u



602

M1 n1 a vdd vdd p W=2.0u L=0.13u  
+ AD=0.36e-12 AS=0.36e-12  
+ PD=4.36e-6 PD=4.36e-6  
:  
:  
:  
CL n1 vas 1.2f  
:  
:  
:  
:

Folded Transistors



Wiring Capacitances

5(a)

5(b)






FIG. 6



7(a)



7(b)





FIG. 8



9(b)



9(a)




FIG 10

Table 2: Comparison of proposed estimation techniques.

Estimation Technique	Cell Delay [ps]			
	Cell Rise	Cell Fall	Transition Rise	Transition Fall
No Estimation	91 (-15.0%)	92 (-13.2%)	46 (-13.2%)	45 (-11.8%)
Statistical Estimator	100 (-6.5%)	101 (-4.7%)	51 (-3.8%)	49 (-3.9%)
Constructive Estimator	106 (-0.9%)	105 (-0.9%)	52 (-1.9%)	49 (-3.9%)
Post-layout	107 (0.0%)	106 (0.0%)	53 (0.0%)	51 (0.0%)

Table 3: Quality of proposed estimation techniques for two industrial standard cell libraries.

Feature Size [nm]	#Cells	#Wires	No Estimation			Statistical Estimator			Constructive Estimator		
			Avg. Abs. Diff. [%]	Std. Dev. [%]	Std. Dev. [%]	Avg. Abs. Diff. [%]	Std. Dev. [%]	Std. Dev. [%]	Avg. Abs. Diff. [%]	Std. Dev. [%]	Std. Dev. [%]
130	57	276	8.85		4.08	3.60		2.76	1.55		1.79
90	53	221	8.81		4.80	4.10		3.35	1.52		1.40

FIG 11